Solving the Multiple Variable Order Problem for Binary Decision Diagrams by Use of Dynamic Reordering Techniques

Christoph Scholl Bernd Becker Andreas Brogle

Institute of Computer Science
Albert–Ludwigs–University
D 79110 Freiburg im Breisgau, Germany
email: <name>@informatik.uni-freiburg.de

Abstract

Reduced Ordered Binary Decision Diagrams (ROBDDs) gained widespread use in logic design verification, test generation, fault simulation, and logic synthesis [17, 7]. Since the size of an ROBDD heavily depends on the variable order used, there is a strong need to find variable orders that minimize the number of nodes in an ROBDD. In certain applications we have to cope with ROBDDs with different variable orders, whereas further manipulations of these ROBDDs require common variable orders. In this paper we solve the problem to transform ROBDDs with different variable orders into a good common variable order. To do so, we make use of dynamic variable ordering techniques.

1 Introduction

Binary Decision Diagrams (BDDs) as a data structure for representation of Boolean functions were first introduced by Lee [16] and further popularized by Akers [1] and Moret [19]. In the restricted form of ROBDDs they gained widespread use, because ROBDDs are a canonical representation and allow efficient manipulations [6]. Some fields of application are logic design verification, test generation, fault simulation, and logic synthesis [17, 7]. Most of the algorithms using ROBDDs have run time polynomial in the size of the ROBDDs. The sizes themselves depend on the variable order used. Thus, there is a need to find a variable order that minimizes the number of nodes in an ROBDD.

The existing heuristic methods for finding good variable orders can be classified into two categories: initial heuristics which derive an order by inspection of a logic circuit [17, 13, 14, 12] and dynamic reordering heuristics which try to improve on a given order [15, 21, 11, 3, 10]. Sifting introduced by Rudell [21] has emerged so far as the most successful algorithm for dynamic reordering of variables. This algorithm is based on finding the local optimum position of a variable, assuming all other variables remain fixed. The position of a variable in the order is determined by moving the variable to all possible positions while keeping the other variables fixed.

In this paper we deal with the fact that certain applications have to cope with ROBDDs represented with different variable orders. Then we have to solve the problem to transform ROBDDs with different variable orders into a common variable order. This problem is called *multiple variable order* problem in [9].

One application of this type is reachability analysis and formal verification using partitioned-ROBDDs [20]: ROBDDs are partitioned, i.e. decomposed into sub–ROBDDs. In this way the application can deal with each ROBDD separately and optimize their sizes independently. For image computation however Boolean operations for ROBDDs represented with different variable orders have to be performed. Thus, at first they are transformed into the same variable order.

Moreover, it has been suggested [8] that ROBDDs are used to communicate between different synthesis and verification tools. ROBDDs are dumped to files by one tool and undumped by other tools. If the ROBDDs originate from different tools, it is clear that they can have different variable orders.

Another application for the multiple variable order problem occurs in connection with functional simulation [2, 18, 22] using binary decision diagrams. In these approaches ROBDDs for circuits are computed and then used for compiler-driven simulation. To control the ROBDD sizes intermediate variables are introduced as cut points based on size limits for the ROBDD sizes. The result of this process is a partition of the circuit into clusters. To speed up cycle based functional simulation for the output functions of

these clusters (primary outputs or cut points) the ROBDDs of the corresponding characteristic functions χ are computed ($\chi((i_1,\ldots,i_n,o_1,\ldots,o_m) = \bigwedge_{i=1}^{m}(o_i \equiv f_i(i_1,\ldots,i_n))$, where f_i are the output functions and o_i are corresponding output variables). Then the characteristic functions of the clusters are evaluated in topological order.

In the partitioning approach of [22] variable reordering is used to minimize the sizes of the characteristic functions separately. However, to minimize the evaluation time the number of clusters has to be minimized, i.e. it is checked whether pairs of clusters can be merged into one. To do so, the ROBDDs for the characteristic functions are transformed into the same variable orders and then an AND operation is applied to the ROBDDs. The merging is accepted, when the result is smaller than a certain size limit. (In this special application the fact, that it is not possible to transform the ROBDDs for the characteristic functions into a common variable order within a certain node limit for the ROBDDs, can be accepted, since the algorithm still works although the quality of the result might decrease. For reasons of run time efficiency it can make sense to decide early, if the transformation into a common variable order works or should be aborted.

In [9] the problem to transform two ROBDDs into a common variable order is solved by inspection of the two variable orders, computation of an intermediate variable order based on these two variable orders and a transformation of the two ROBDDs into the intermediate variable order by level exchanges. In contrast to this approach we use dynamic reordering techniques [21] to transform the two ROBDDs into a common variable order and thereby dynamically adapt the ordering to the resulting new ROBDDs. Experimental results demonstrate that in our approach time can be traded off for quality of the result by allowing reordering for adaption of the ordering more frequently. Compared to [9], we significantly improve the size of the final ROBDDs within a reasonable amount of runtime.

The paper is structured as follows: In Section 2 we give a brief review of BDDs. In Section 3 we give a theoretical background and we present our heuristic to transform two ROBDDs into a common variable order, in Section 4 we show some experimental results and Section 5 concludes the paper.

2 Preliminaries

BDDs are representations of Boolean functions. In the restricted form of ROBDDs they even provide canonical representations. As defined in [6], ROBDDs are ordered, i.e. on each path from their root to a terminal node each input variable occurs only once and on each path the input variables occur in the same order. If the input variables are $x_1,\ldots,x_n$, this variable order is given by a mapping $\pi : \{1,\ldots,n\} \rightarrow \{x_1,\ldots,x_n\}$. Since we work only with ROBDDs in the following we briefly call them BDDs.

Given a variable order π for the input variables of function f there is a unique BDD using variable order π, which is denoted by $BDD_\pi(f)$ in this paper. It is well known that the size of a BDD is largely influenced by the choice of the variable ordering [6].

Dynamic reordering [21] allows BDDs to adapt to the changing functions as computation proceeds. When BDD sizes grow too large during the computation of a Boolean operation, the computation is aborted, all BDDs computed so far are minimized by a transformation to another order using a dynamic reordering heuristics like sifting and the operation is tried again. The operation is aborted, when the node number would exceed some reordering limit. Usually, the reordering limit is initialized to some smaller number to reorder also BDDs at the beginning of a series of BDD computations, which are typically smaller, and is increased step by step during the computation until it reaches an absolute node limit [23].

3 The Multiple Variable Order Problem

Suppose we have two Boolean functions f and g, which are represented by BDDs $BDD_{\pi_f}(f)$ and $BDD_{\pi_g}(g)$, respectively. Then the solution of the *Multiple Variable Order* problem (MVO) for $BDD_{\pi_f}(f)$ and $BDD_{\pi_g}(g)$ means the following:

Find a variable order $\pi_{f,g}$, such that the sizes of $BDD_{\pi_{f,g}}(f)$ and $BDD_{\pi_{f,g}}(g)$ as *shared* BDD [5] are minimized.

3.1 Theoretical background

From the NP completeness of the variable ordering problem for *single* BDDs [24, 4] we can easily conclude that the task to solve MVO exactly is a hard problem.

Theorem 1 *MVO is an NP complete problem.*

Proof: To transform an arbitrary instance of the variable ordering problem for single BDDs into a corresponding instance of MVO in polynomial time, we simply add the BDD for the constant 1 function, which does not depend on the variable order, to the original (single) BDD. A solution of MVO for this problem also solves the original problem. □

Furthermore it can be shown that there are pairs of Boolean functions, where a blow up of the BDD sizes compared to the BDD sizes of the single BDDs can not be avoided, since it is not possible to find an efficient *common* variable order for the two BDDs. The following theorem gives an example for such a case.

Theorem 2 *Let* $f = \bigvee_{i=1}^{n} \bigwedge_{j=1}^{n} x_{ij}$ *and* $g = \bigvee_{j=1}^{n} \bigwedge_{i=1}^{n} x_{ij}$. *There are variable orders* π_f *and* π_g *such that* $BDD_{\pi_f}(f)$ *and* $BDD_{\pi_g}(g)$ *have (optimal) sizes* n^2+2, *respectively, but for all variable orders* π $BDD_\pi(f)$ or $BDD_\pi(g)$ *has a size of at least* $2^{\frac{n}{2}}$.

I.e. f and g in Theorem 2 can be represented efficiently, when different orders for f and g are allowed, but there is no common variable order, which leads to efficient representations for *both* f and g.

Theorem 2 can be proved using communication complexity arguments:

Proof: To prove the lower bound for the size of $BDD_\pi(f)$ or $BDD_\pi(g)$ we introduce a cut line after the first $\frac{n^2}{2}$ variables and prove that for $BDD_\pi(f)$ *or* $BDD_\pi(g)$ the number of nodes immediately below this cut line (i.e. nodes below the cut line, which are connected by an edge to the upper part of the BDD) is at least $2^{\frac{n}{2}}$.

To do so we define two sets of input variables:

$$L = \{\pi(1), \ldots, \pi(\frac{n^2}{2})\}$$

(the first input variables in the order) and

$$R = \{\pi(\frac{n^2}{2}+1), \ldots, \pi(n^2)\}$$

(the last input variables in the order). Then we define a set of cofactors of f (or g) with respect to variables from L. Cofactors with respect to variables from L correspond to nodes in the BDD immediately below the cut line after the variables in L and if we can prove that there are $2^{\frac{n}{2}}$ *different* cofactors with respect to variables from L, it is easy to see that there are (at least) $2^{\frac{n}{2}}$ different nodes immediately below this cut line.

To define the set of cofactors mentioned above we need the sets

$$L_rows = \{i \mid \forall j\ x_{ij} \in L\} \text{ and}$$

$$mixed_rows = \{i \mid \exists j,k \text{ with } x_{ij} \in L \text{ and } x_{ik} \in R\}$$

Now we consider two cases:

Case 1: $L_rows = \emptyset$.
Since $|L| = \frac{n^2}{2}$ input variables, it is clear that

$$mr := |mixed_rows| > \frac{n}{2}.$$

We consider a set of $2^{mr} > 2^{\frac{n}{2}}$ cofactors of f. For $(\epsilon_1, \ldots, \epsilon_{mr}) \in \{0,1\}^{mr}$ $cof^f_{\epsilon_1,\ldots,\epsilon_{mr}}$ is defined as

$$cof^f_{\epsilon_1,\ldots,\epsilon_{mr}} := f_{\pi(1)^{val(\pi(1))}\ldots\pi(\frac{n^2}{2})^{val(\pi(\frac{n^2}{2}))}} \text{ with}$$

$$val(\pi(k)) = \begin{cases} \epsilon_i, \text{ if } \pi(k) = x_{ij} \text{ with } i \in mixed_rows & (1) \\ 0, \text{ otherwise} & (2) \end{cases}$$

It remains to show that

$$cof^f_{\epsilon_1,\ldots,\epsilon_{mr}} \neq cof^f_{\delta_1,\ldots,\delta_{mr}}, \text{ if } (\epsilon_1, \ldots, \epsilon_{mr}) \neq (\delta_1, \ldots, \delta_{mr}).$$

Assume w.l.o.g. $\epsilon_{i_{diff}} = 1$, $\delta_{i_{diff}} = 0$.

We give an assignment to the remaining $\frac{n^2}{2}$ variables, which shows that $cof^f_{\epsilon_1,\ldots,\epsilon_{mr}}$ and $cof^f_{\delta_1,\ldots,\delta_{mr}}$ are different:
For all $\frac{n^2}{2} < k \leq n^2$

$$val(\pi(k)) = \begin{cases} 1, \text{ if } \pi(k) = x_{i_{diff}j} & (3) \\ 0, \text{ otherwise} & (4) \end{cases}$$

Now we have

$$(cof^f_{\epsilon_1,\ldots,\epsilon_{mr}})_{\pi(\frac{n^2}{2})^{val(\pi(\frac{n^2}{2}))}\ldots\pi(n^2)^{val(\pi(n^2))}} = 1,$$

because in $(cof^f_{\epsilon_1,\ldots,\epsilon_{mr}})_{\pi(\frac{n^2}{2})^{val(\pi(\frac{n^2}{2}))}\ldots\pi(n^2)^{val(\pi(n^2))}}$ all $x_{i_{diff}j}$ $(1 \leq j \leq n)$ are set to 1 by lines (1) and (3) and

$$(cof^f_{\delta_1,\ldots,\delta_{mr}})_{\pi(\frac{n^2}{2})^{val(\pi(\frac{n^2}{2}))}\ldots\pi(n^2)^{val(\pi(n^2))}} = 0,$$

because for all i there is a j, such that x_{ij} is set to 0 in $(cof^f_{\delta_1,\ldots,\delta_{mr}})_{\pi(\frac{n^2}{2})^{val(\pi(\frac{n^2}{2}))}\ldots\pi(n^2)^{val(\pi(n^2))}}$:
if $i = i_{diff}$: $\exists j$ with $x_{i_{diff}j}$ set to $\delta_{i_{diff}} = 0$ because of line (1),
if $i \neq i_{diff}, i \in mixed_rows$: $\exists j$ with x_{ij} set to 0 because of line (4),
if $i \neq i_{diff}, i \notin mixed_rows$: x_{ij} set to 0 for all $1 \leq j \leq n$ because of line (4).

This proves the fact that

$$cof^f_{\epsilon_1,\ldots,\epsilon_{mr}} \neq cof^f_{\delta_1,\ldots,\delta_{mr}},$$

such that we have defined a set of $2^{mr} > 2^{\frac{n}{2}}$ different cofactors of f with respect to L.

Case 2: $L_rows \neq \emptyset$.
Then we can conclude that the set

$$mixed_columns = \{j \mid \exists i,k \text{ with } x_{ij} \in L \text{ and } x_{kj} \in R\}$$

has a cardinality

$$mc := |mixed_columns| > \frac{n}{2}.$$

and with analogous arguments as in Case 1 we can define a set of $2^{mc} > 2^{\frac{n}{2}}$ different cofactors of g, which correspond to different nodes in $BDD_\pi(g)$ below a cut line after the variables in L. □

If we find such a case, where a transformation into a common variable order will definitely lead to a blow-up of the BDD sizes, the transformation should be aborted as early as possible without wasting space and time.

3.2 Solution of MVO

Here we present a heuristic to solve MVO approximately.

The same problem was already studied by Cabodi et al. in [9]. They solve the problem by computation of an intermediate variable order $\pi_{f,g}$ based on π_f and π_g. Then a transformation of $BDD_{\pi_f}(f)$ and $BDD_{\pi_g}(g)$ to $\pi_{f,g}$ by level exchanges is performed. In contrast to this approach we use dynamic reordering techniques [21] to transform the two BDDs into a common variable order $\pi_{f,g}$ which thereby is dynamically adapted to the currently involved BDDs.

First of all, we choose one of the two BDDs to start with (e.g. the larger one). W.l.o.g. we start with $BDD_{\pi_f}(f)$. Now we transform *cofactors* of g step by step to the order of the BDD for f.

More precisely, we traverse $BDD_{\pi_g}(g)$ in a depth first manner and transform cofactors of g, which correspond to nodes in $BDD_{\pi_g}(g)$ into the order of the BDD for f. Suppose the current order of the BDD $BDD_{\pi_{old}}(f)$ for f is π_{old} and suppose we have reached node v of $BDD_{\pi_g}(g)$ labeled by variable x_i. Since we traverse $BDD_{\pi_g}(g)$ depth first, we have already computed for low–son $low(v)$ and high–son $high(v)$ $BDD_{\pi_{old}}(g_{low(v)})$ and $BDD_{\pi_{old}}(g_{high(v)})$, which have the same variable order as $BDD_{\pi_{old}}(f)$. Now we simply compute in variable order π_{old} the if–then–else operation $ite(x_i, BDD_{\pi_{old}}(g_{low(v)}), BDD_{\pi_{old}}($ $g_{high(v)}))$. The result is a representation for the function g_v represented at node v of $BDD_{\pi_g}(g)$, now in same variable order as the BDD for f.

During the computation of the new BDD for g_v by $ite(x_i,$ $BDD_{\pi_{old}}(g_{low(v)}), BDD_{\pi_{old}}(g_{high(v)}))$, we use *dynamic reordering*. If the reordering limit is exceeded during this computation, dynamic reordering (sifting) is applied to simultaneously minimize the BDDs for f and all BDDs computed in variable order π_{old} so far. If dynamic reordering does not give up, after the call of operation ite we have BDDs for f, g_v and all other functions for nodes of g visited so far in a (possibly new) variable order π_{new}.

In this way we compute step by step variable orders, which are good both for f and cofactors of g and finally we have a variable order, which is also good for g. The adaption of the variable orders for the BDDs for f and g proceeds step by step during the computation of the BDD for g based on cofactors of g.

There still remains one point: In many applications dynamic reordering produces good results, but tends to slow down computation times by frequent reorderings.

For this reason we restrict dynamic reordering here. We introduce an upper limit for the number of reordering steps. We count the number of reorderings during the adaption of the variable orders for f and g and if this limit would be exceeded, the operation fails with the parameters currently used. This decision is motivated by our clustering approach for functional simulation [22]: We do not want to spend too much time on the computation of a common variable order for two clusters, which is likely to fail in the end or to produce huge BDDs. Moreover, it is clear, that the introduction of such a limit for the number of reorderings defines a trade-off between run time and the quality of the result in this application.

Finally, we have to adjust the initial reordering limit, if we restrict the number of reorderings. If we have chosen only a small number of reorderings, we do not want to waste the limited number of reordering steps by too early reorderings, which are performed for small BDDs and which are not yet absolutely necessary. Therefore we choose the higher initial reordering limit the smaller the allowed number of reorderings is. The initial reordering limit is chosen based on the allowed number of reorderings $maxreorder$ and on the sizes of the BDDs for which a common variable order has to be computed. For our practical experiments we use $size(BDD_{\pi_f}(f)) + \frac{(size(BDD_{\pi_g}(g))}{maxreorder+1}$ as initial reordering limit.

4 Experimental Results

To evaluate our heuristic for the MVO problem, we integrated our heuristic in the CUDD package [23]. In a first experiment we use data originating from our approach for functional simulation [22] for larger circuits. We selected the last tries for cluster merging for different circuits (successful or not in our original algorithm), since at the end of the algorithm clusters are getting larger and therefore harder problems must be solved.

The experiments were performed on a SPARC Ultra 2 (256MB memory). The CPU time was limited to 2 hours and the node limit for the BDD package was 2000000.

We tried several choices for the maximum number of reorderings during the computation of common variable orders. The algorithm of Section 3 was started with the larger one of the two BDDs. The results are summarized in Table 1. In the second column the sizes of the two BDDs (number of nodes) are given for which MVO has to be solved. (Note that the BDDs represent not the output functions, but the characteristic functions for the clusters.) Columns dyn$< n >$ show the results for our approach with n as the maximum number of reorderings. dyn0, e.g., is the algorithm, when absolutely no reordering is allowed and the second BDD is simply transformed to the order of the first BDD. dyn∞ is the algorithm, when the number of reorderings is not restricted at all[1]. The results are compared to the "greedy gradual" heuristic and the "greedy at

[1] dyn∞ corresponds to the command *Cudd_bddTransfer* in [23].

	sizes	dyn0	dyn1	dyn2	dyn3	dyn5	dyn7	dyn10	dyn15	dyn20	dyn∞	gradual	atonce
C2670.ex1	104992	space out	145586	122765	125226	125226	125226	125226	125226	125226	125226	time out	space out
	912		0:09:00	0:16:03	0:25:34	0:25:54	0:25:50	0:26:00	0:25:50	0:26:32	0:25:55		
			118451	109654	101180	101180	101180	101180	101180	101180	101180		
			0:14:33	0:20:35	0:29:39	0:29:58	0:29:54	0:30:07	0:29:53	0:30:35	0:30:00		
C2670.ex2	4127	space out	space out	119610	108120	37060	15383	15383	15383	15383	15383	time out	space out
	244			0:00:57	0:01:23	0:02:36	0:03:42	0:03:44	0:03:44	0:03:43	0:03:41		
				15198	15177	23709	10639	10639	10639	10639	10639		
				0:02:05	0:02:31	0:03:29	0:04:12	0:04:14	0:04:14	0:04:13	0:04:11		
C3540.ex1	196	57001	57001	57001	60722	60722	60722	60722	60722	60722	60722	70090	64530
	52756	0:00:30	0:00:30	0:00:29	0:00:29	0:00:30	0:00:30	0:00:30	0:00:30	0:00:29	0:00:30	0:00:36	0:00:03
		55004	55004	55004	55051	55051	55051	55051	55051	55051	55051	57563	55086
		0:01:01	0:01:00	0:01:00	0:01:02	0:01:03	0:01:03	0:01:04	0:01:03	0:01:02	0:01:03	0:01:08	0:00:36
C3540.ex2	84388	286704	314854	72498	71873	72680	73624	73564	78076	78076	110920	205749	110615
	21688	0:01:13	0:02:50	0:04:20	0:04:09	0:04:16	0:04:00	0:03:56	0:03:56	0:03:53	0:04:12	0:27:55	0:00:31
		236898	98558	58936	54264	60122	61009	61009	63175	63175	74605	49920	71662
		0:05:01	0:05:13	0:05:01	0:04:47	0:04:57	0:04:42	0:04:38	0:04:39	0:04:37	0:05:14	0:29:04	0:01:38
C3540.ex3	98156	447188	239800	163033	155520	155148	155148	155432	155148	153823	167706	192355	204761
	21668	0:01:35	0:03:16	0:05:39	0:05:57	0:05:43	0:05:35	0:05:39	0:05:31	0:05:36	0:04:57	0:36:23	0:00:21
		145923	144122	147264	148754	143755	143755	143832	143755	146977	141155	157765	144447
		0:04:25	0:05:29	0:07:40	0:08:10	0:07:53	0:07:44	0:07:47	0:07:43	0:07:47	0:06:54	0:38:53	0:02:32
C5315.ex1	188920	space out	220903	203993	201828	201735	202288	202288	230055	204426	302024	458547	space out
	11751		0:09:28	0:15:11	0:15:31	0:15:44	0:15:30	0:15:33	0:09:37	0:15:36	0:35:30	1:01:19	
			200839	199912	199598	199760	199797	199797	202378	199444	212236	232780	
			0:14:31	0:19:57	0:20:12	0:20:23	0:20:13	0:20:16	0:14:46	0:20:25	0:42:24	1:08:11	
C5315.ex2	188920	space out	716291	376732	376732	376732	376732	365118	361214	361214	313966	time out	space out
	35516		0:12:24	0:24:40	0:24:30	0:24:33	0:24:26	0:23:06	0:23:03	0:23:15	0:28:47		
			273153	276196	276196	276196	276196	258027	256603	256603	235789		
			0:22:44	0:35:26	0:35:16	0:35:24	0:35:19	0:32:19	0:32:24	0:32:23	0:36:46		
C5315.ex3	18097	space out	space out	space out	space out	286943	182825	182745	156600	168679	192163	time out	560943
	35516					0:10:43	0:18:21	0:18:56	0:20:24	0:22:09	0:20:49		0:00:21
						153997	151126	151332	138037	145901	154399		180645
						0:15:05	0:22:33	0:23:13	0:23:54	0:26:08	0:25:11		0:07:00
C5315.ex4	8637	space out	space out	370998	155056	155408	156389	161587	157407	157403	161820	time out	space out
	35516			0:03:38	0:06:12	0:06:12	0:06:07	0:05:40	0:06:02	0:06:01	0:07:10		
				131756	133691	133886	132412	133563	132418	132418	132699		
				0:07:01	0:09:02	0:09:06	0:09:01	0:08:30	0:08:56	0:08:54	0:09:59		
C5315.ex5	2398	space out	space out	space out	space out	443812	184731	96672	190164	102216	102216	time out	space out
	35516					0:13:54	0:24:01	0:26:55	0:18:26	0:22:43	0:22:38		
						109155	90581	84482	90468	76107	76107		
						0:17:36	0:26:21	0:29:00	0:21:08	0:24:22	0:24:17		
C5315.ex6	18097	space out	135979	58591	32701	33151	32050	33150	33150	33150	32099	489577	space out
	8637		0:00:45	0:01:09	0:01:46	0:01:48	0:01:47	0:01:45	0:01:44	0:01:45	0:02:17	1:02:44	
			32278	28495	29022	29022	27537	29021	29021	29021	28382	42425	
			0:01:51	0:01:51	0:02:18	0:02:21	0:02:19	0:02:18	0:02:17	0:02:18	0:02:51	1:05:08	
C5315.ex7	2398	space out	space out	space out	space out	space out	347442	275216	364031	364031	364031	time out	space out
	18097						0:27:21	0:47:13	0:54:44	0:54:12	0:54:24		
							205731	216581	187474	187474	187474		
							0:34:07	0:53:25	1:00:44	1:00:11	1:00:16		
C5315.ex8	11751	68902	56510	51201	51443	52836	52845	52811	52795	52771	55921	637479	224196
	35516	0:00:34	0:01:18	0:02:36	0:02:34	0:01:15	0:01:16	0:01:15	0:01:14	0:01:14	0:03:02	1:46:13	0:00:19
		49954	49145	49031	49337	49417	49415	49395	49395	49395	48749	71209	85068
		0:01:34	0:02:10	0:03:27	0:03:26	0:02:05	0:02:07	0:02:06	0:02:05	0:02:05	0:03:55	1:50:57	0:03:31
C5315.ex9	11751	44267	32877	33783	34041	33782	33783	33783	33807	33807	35197	time out	127274
	18097	0:00:21	0:00:46	0:01:16	0:01:18	0:01:16	0:01:17	0:01:14	0:01:15	0:01:16	0:02:53		0:00:07
		32221	32032	33388	33414	33387	33388	33388	33388	33388	32102		44089
		0:00:54	0:01:17	0:01:48	0:01:50	0:01:48	0:01:49	0:01:46	0:01:47	0:01:48	0:03:26		0:01:31

	dyn3						dyn7					
	dyn3-gradual			dyn3-atonce			dyn7-gradual			dyn7-atonce		
	dyn3	gradual	ratio	dyn3	atonce	ratio	dyn7	gradual	ratio	dyn7	atonce	ratio
size	574087	2053797	0.28	373599	731376	0.51	576677	2053797	0.28	558947	1292319	0.43
run time	0:30:26	4:55:10	0.10	0:14:27	0:01:21	10.70	0:28:38	4:55:10	0.10	0:30:59	0:01:42	18.23
size (a.s.)	536026	611662	0.88	340820	400352	0.85	536564	611662	0.88	493744	580997	0.85
run time (w.s.)	0:39:55	5:13:21	0.13	0:19:15	0:09:48	1.96	0:38:08	5:13:21	0.12	0:39:58	0:16:48	2.38

Table 1. Experimental results for different solution strategies for MVO (characteristic functions of circuit clusters for functional simulation), largest BDD first.

once" heuristic from [9] (columns gradual and atonce). For each example there are four lines in the table. The first line gives the size of the result as a shared BDD. The second line gives the run time for the algorithm (in format

	dyn0	dyn1	dyn2	dyn3	dyn5	dyn7	dyn10	dyn15	dyn20	dyn∞	gradual	atonce
C1355/C3540	214548	174106	153335	158287	147200	138944	139500	154401	141189	152268	389563	809263
	0:01:07	0:01:30	0:02:40	0:02:32	0:04:25	0:03:20	0:03:20	0:03:14	0:03:19	0:03:26	0:18:40	0:00:46
	155391	144242	144856	145780	145260	131953	131427	150047	130955	143502	168145	159984
	0:03:48	0:03:36	0:04:40	0:04:35	0:06:22	0:05:05	0:05:04	0:05:23	0:05:09	0:05:31	0:21:39	0:06:02
C499/C1355	385108	217017	203498	171798	151366	154988	157947	165170	154553	145010	232696	483845
	0:02:05	0:01:45	0:02:26	0:03:02	0:03:16	0:05:09	0:04:48	0:04:42	0:05:10	0:05:44	0:16:44	0:00:45
	186691	174452	153742	145406	146239	139940	133187	143963	149848	140344	161276	225308
	0:05:26	0:04:36	0:05:04	0:05:06	0:05:27	0:07:07	0:06:42	0:06:45	0:07:32	0:07:53	0:19:40	0:04:54
i8/k2	3729	3781	4096	4356	3661	3646	3579	3615	4158	3690	5636	4646
	0:00:03	0:00:02	0:00:02	0:00:02	0:00:05	0:00:05	0:00:05	0:00:05	0:00:02	0:00:04	0:01:22	0:00:00
	3609	3592	3638	3616	3617	3578	3507	3556	3557	3530	3508	3350
	0:00:06	0:00:05	0:00:05	0:00:05	0:00:08	0:00:08	0:00:08	0:00:08	0:00:05	0:00:07	0:01:25	0:00:03
too_large/vda	1170	1182	1060	1060	1141	1141	1141	1141	1141	1141	7423	1509
	0:00:01	0:00:01	0:00:01	0:00:01	0:00:01	0:00:01	0:00:01	0:00:01	0:00:01	0:00:01	0:00:10	0:00:00
	1067	1067	1025	1025	1064	1064	1064	1064	1064	1064	1067	1097
	0:00:02	0:00:02	0:00:02	0:00:02	0:00:02	0:00:02	0:00:02	0:00:02	0:00:02	0:00:02	0:00:11	0:00:01
vda/alu4	1107	1104	1125	1115	1106	1106	1150	1104	1104	1089	1418	1394
	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:01	0:00:00
	1092	1092	1092	1087	1097	1097	1104	1096	1096	1087	1235	1093
	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:01	0:00:00

	dyn3	dyn7	gradual	atonce	dyn3-gradual ratio	dyn3-atonce ratio	dyn7-gradual ratio	dyn7-atonce ratio
size	336616	299825	636736	1300657	0.53	0.26	0.47	0.23
run time	0:05:37	0:08:35	0:36:57	0:01:31	0.15	3.70	0.23	5.66
size (a.s.)	296914	277632	335231	390832	0.89	0.76	0.83	0.71
run time (w.s.)	0:09:48	0:12:22	0:42:56	0:11:00	0.23	0.89	0.29	1.12

Table 2. Experimental results for different solution strategies for MVO (pairs of circuits), largest BDD first.

hours:minutes:seconds), the third line gives the BDD sizes after a final sifting step (if the algorithm does not fail due to "space out" or "time out") and the fourth line gives the total run time including sifting.

The "greedy at once" heuristic gives the smallest run times (if successful), but has a tendency to exceed the node limit. If it does finish, the BDD sizes are relatively large. In contrast, the "greedy gradual" heuristic is slow (there are many time outs). Also, even in the cases, when it does finish, BDD sizes are relatively large compared to our dyn$< n >$ approach even for smaller values of n. The dyn$< n >$ approach is able to provide a good trade–off between run time and quality. While for smaller values of n the run times are smaller, there are still cases, when the computation does not finish. For n equal to seven or larger all problems could be solved with a reasonable amount of runtime.

To confirm this analysis we summarize the results at the bottom of Table 1. We compare dyn3 and dyn7 to the "greedy gradual" heuristic and the "greedy at once" heuristic. In lines 1–4 we give the sums of the final BDD sizes, the run times, BDD sizes after sifting and total run times including sifting for all examples, for which both compared algorithms do not fail.

However, since both the "greedy gradual" heuristic and the "greedy at once" heuristic fail for 8 out of 14 examples, wheras dyn3 fails only for 3 examples and dyn7 does not fail for any example, we conclude that – in contrast to our dyn$< n >$ heuristic – both the "greedy gradual" heuristic and the "greedy at once" heuristic seem not to be suitable for this set of examples.

For a second experiment we have chosen pairs of benchmark circuits, for which BDDs were constructed and optimized separately. After that we transformed the BDDs into a common variable order. We used all those pairs of circuits from [9] which were at our disposal. Table 2 shows the results. As in Table 1, for each pair of circuits the first line gives the size of the result as a shared BDD, the second line gives the run time for the algorithm, the third line gives the BDD sizes after a final sifting step, and the fourth line gives the total run time including sifting.

Here all algorithms could finish all examples. Again, at the bottom of the table the results are summarized. The first line gives the sum of the BDD sizes, the second the sum of run times, the third line gives the sum of BDD sizes after sifting and, finally, the last line the sum of the total run times including sifting. In colums 2–5 these sums are given for dyn3, dyn7, "greedy gradual" and "greedy at once"[2]. In columns 6–9 we give the ratios dyn3 to "greedy gradual", dyn3 to "greedy at once", dyn7 to "greedy gradual" and dyn7 to "greedy at once". dyn3 and dyn7 provide considerable improvements both concerning size and run time

[2]The differences of sizes compared to [9] are apparently due to different initial variable orders for the circuits.

compared to the "greedy gradual" heuristic. The "greedy at once" heuristic gives the best run times, but this is acheived at the cost of much larger BDDs. If we apply a final sifting step to optimize the variable orders of the results, the advantage of "greedy at once" with respect to run time is lost, because larger BDDs have to be sifted.

If we have a closer look at Table 2 we can observe again that the dyn$< n >$ is able to provide a good trade–off between run time and quality.

For completeness we repeated the experiments from Table 1 and Table 2 starting the algorithm of Section 3 with the smaller one of the two BDDs. Results are given in Tables 3 and 4. They are comparable to the results of Tables 1 and 2. However, since the number of reordering steps, which we have to allow if we require the transformation into a common variable order to be successful, has a slight tendency to increase in this case, we can conclude that our decision to start with the larger BDD is confirmed.

5 Conclusions

We presented a heuristic to solve the multiple variable order problem (MVO) for binary decision diagrams. In contrast to [9] we do not precompute a common variable order and transform the two BDDs into this variable order afterwards, rather we make use of dynamic reordering techniques. The adaption of the variable orders for the two BDDs proceeds step by step during the computation of the second BDD based on its cofactors. Experimental results prove our approach to be successful in solving the MVO problem. They also prove, that our approach defines a good trade–off between run time and quality of the result. In particular our heuristic dyn$< n >$ with small values for n can also be used for a fast check if it makes sense to transform two BDDs into the same variable order or not.

References

[1] S.B. Akers. Binary decision diagrams. *IEEE Trans. on Comp.*, 27:509–516, 1978.

[2] P. Ashar and S. Malik. Fast functional simulation using branching programs. In *Int'l Conf. on CAD*, pages 408–412, 1995.

[3] B. Bollig, M. Löbbing, and I. Wegener. Simulated annealing to improve variable orderings for OBDDs. In *Int'l Workshop on Logic Synth.*, pages 5b:5.1–5.10, 1995.

[4] B. Bollig and I. Wegener. Improving the variable ordering of OBDDs is NP-complete. *IEEE Trans. on Comp.*, 45(9):993–1002, 1996.

[5] K.S. Brace, R.L. Rudell, and R.E. Bryant. Efficient implementation of a BDD package. In *Design Automation Conf.*, pages 40–45, 1990.

[6] R.E. Bryant. Graph - based algorithms for Boolean function manipulation. *IEEE Trans. on Comp.*, 35(8):677–691, 1986.

[7] R.E. Bryant. Symbolic Boolean manipulation with ordered binary decision diagrams. *ACM, Comp. Surveys*, 24:293–318, 1992.

[8] G. Cabodi, P. Camurati, and S. Quer. Improved reachability analysis of large finite state machines. In *Int'l Conf. on CAD*, pages 354–360, 1996.

[9] G. Cabodi, S. Quer, C. Meinel, Harald Sack, A. Slobodová, and C. Stangier. Binary decision diagrams and the multiple variable order problem. In *Int'l Workshop on Logic Synth.*, pages 346–352, 1998.

[10] R. Drechsler, B. Becker, and N. Göckel. A genetic algorithm for variable ordering of OBDDs. In *Int'l Workshop on Logic Synth.*, pages 5c:5.55–5.64, 1995.

[11] E. Felt, G York, R. Brayton, and A. Sangiovanni-Vincentelli. Dynamic Variable Reordering for BDD Minimization. In *European Design Automation Conf.*, pages 130–135, 1993.

[12] H. Fujii, G. Ootomo, and C. Hori. Interleaving based variable ordering methods for ordered binary decision diagrams. In *Int'l Conf. on CAD*, pages 38–41, 1993.

[13] M. Fujita, H. Fujisawa, and N. Kawato. Evaluation and improvements of Boolean comparison method based on binary decision diagrams. In *Int'l Conf. on CAD*, pages 2–5, 1988.

[14] M. Fujita, Y. Matsunaga, and T. Kakuda. On variable ordering of binary decision diagrams for the application of multi-level synthesis. In *European Conf. on Design Automation*, pages 50–54, 1991.

[15] N. Ishiura, H. Sawada, and S. Yajima. Minimization of binary decision diagrams based on exchange of variables. In *Int'l Conf. on CAD*, pages 472–475, 1991.

[16] C.Y. Lee. Representation of switching circuits by binary decision diagrams. *Bell System Technical Jour.*, 38:985–999, 1959.

[17] S. Malik, A.R. Wang, R.K. Brayton, and A.L. Sangiovanni-Vincentelli. Logic verification using binary decision diagrams in a logic synthesis environment. In *Int'l Conf. on CAD*, pages 6–9, 1988.

	sizes	dyn0	dyn1	dyn2	dyn3	dyn5	dyn7	dyn10	dyn15	dyn20	dyn∞	gradual	atonce
C2670.ex1	104992 912	space out	space out	space out	space out	space out	space out	space out	256169 1:36:36 140723 1:44:37	141935 1:36:36 137645 1:59:05	time out	time out	space out
C2670.ex2	4127 244	space out	space out	space out	space out	space out	space out	space out	space out	9951 0:12:51 7683 0:13:20	9951 0:12:59 7683 0:13:20	time out	space out
C3540.ex1	196 52756	space out	space out	858941 0:00:25 56285 0:02:45	467518 0:00:16 60089 0:01:33	715498 0:00:23 54703 0:01:48	212740 0:00:22 54997 0:01:05	54997 0:00:27 54997 0:00:56	54997 0:00:27 54997 0:00:56	54997 0:00:27 54997 0:00:56	54997 0:00:28 54997 0:00:57	705331 1:07:26 70299 1:11:45	64955 0:00:03 55088 0:00:38
C3540.ex2	84388 21688	99537 0:01:06 64604 0:02:20	130690 0:01:35 70571 0:02:55	139410 0:02:33 78215 0:03:56	152185 0:03:43 80545 0:05:14	246643 0:06:20 226711 0:10:03	246643 0:06:12 226711 0:09:55	246643 0:05:52 226711 0:09:39	266193 0:11:04 226701 0:14:53	266193 0:10:53 226701 0:14:33	266193 0:11:16 226701 0:15:01	153306 0:24:23 55907 0:25:31	110631 0:00:24 71646 0:01:40
C3540.ex3	98156 21668	230478 0:01:03 148774 0:03:31	206857 0:01:20 149884 0:03:46	190923 0:02:15 148240 0:04:29	234782 0:04:11 145882 0:06:41	255037 0:07:42 153611 0:10:14	278104 0:07:49 156117 0:10:25	272835 0:06:15 155700 0:08:49	300226 0:11:46 147612 0:14:12	300226 0:11:39 147612 0:14:07	255039 0:08:12 153611 0:10:48	392160 1:03:23 178990 1:06:22	204761 0:00:18 144447 0:02:35
C5315.ex1	188920 11751	205198 0:03:52 201481 0:08:37	203269 0:04:48 201233 0:09:19	200666 0:06:06 199906 0:10:36	200566 0:05:16 199906 0:09:43	200610 0:09:31 199865 0:14:04	200594 0:07:41 199906 0:12:10	200510 0:05:32 199850 0:10:08	200550 0:05:10 199807 0:09:41	200550 0:04:30 199804 0:09:00	201170 0:08:28 200018 0:12:52	time out	space out
C5315.ex2	188920 35516	space out	space out	space out	space out	space out	282012 0:31:53 259193 0:39:43	301696 0:37:36 261561 0:45:55	312605 0:34:54 267371 0:43:19	282012 0:31:40 259193 0:39:40	308648 0:31:56 262120 0:39:55	time out	space out
C5315.ex3	18097 35516	space out	space out	space out	299003 0:03:12 139364 0:07:03	230756 0:10:50 150853 0:14:54	199370 0:20:18 162570 0:24:41	208427 0:19:30 158453 0:23:52	186666 0:16:17 157645 0:20:36	186666 0:16:05 157645 0:20:26	175303 0:13:49 130850 0:17:07	time out	895146 0:00:22 210517 0:08:32
C5315.ex4	8637 35516	space out	622577 0:00:48 153724 0:05:42	1339997 0:00:58 132089 0:05:34	924844 0:01:05 137672 0:05:35	194710 0:01:51 125111 0:04:42	127487 0:05:29 118695 0:07:49	141717 0:06:50 128750 0:09:34	127487 0:05:33 118695 0:07:54	119600 0:05:50 116894 0:08:04	311533 0:30:01 77117 0:33:30	time out	space out
C5315.ex5	2398 35516	space out	space out	space out	space out	398179 0:01:40 93036 0:04:27	336139 0:05:18 93846 0:08:11	240391 0:11:29 117381 0:14:42	209973 0:12:23 170065 0:17:00	217170 0:12:35 99498 0:15:13	261045 0:17:23 207576 0:23:03	time out	space out
C5315.ex6	18097 8637	space out	space out	space out	191273 0:00:43 32694 0:01:59	38952 0:01:42 36314 0:02:21	40042 0:02:00 28238 0:02:31	39598 0:01:53 28761 0:02:23	38952 0:01:42 36314 0:02:21	31490 0:02:25 29911 0:02:56	34831 0:02:58 31316 0:03:32	time out	space out
C5315.ex7	2398 18097	space out	space out	space out	space out	space out	space out	space out	256399 0:20:58 239639 0:26:47	272591 0:18:11 250814 0:24:41	256399 0:21:16 239639 0:27:15	time out	space out
C5315.ex8	11751 35516	87724 0:00:28 60027 0:01:39	68467 0:00:50 51053 0:01:45	49665 0:01:31 49189 0:02:18	49407 0:01:36 49036 0:02:23	49565 0:01:32 49268 0:02:19	49410 0:01:24 49036 0:02:10	49474 0:01:43 49185 0:02:29	49494 0:01:42 49190 0:02:29	49588 0:01:43 49190 0:02:29	47706 0:07:51 39864 0:08:40		224196 0:00:20 85068 0:03:41
C5315.ex9	11751 18097	151525 0:00:17 31950 0:01:27	47904 0:00:40 31835 0:01:18	32809 0:01:20 32175 0:01:52	32952 0:01:18 32175 0:01:50	32901 0:01:27 32183 0:01:59	35325 0:01:24 32174 0:01:56	49476 0:00:50 32202 0:01:26	49476 0:00:50 32202 0:01:26	46876 0:00:57 32182 0:01:29	41893 0:09:47 31808 0:10:27	time out	127274 0:00:08 43919 0:01:36

Table 3. Experimental results for different solution strategies for MVO (characteristic functions of circuit clusters for functional simulation), smallest BDD first.

[18] P.C. McGeer, K.L. McMillan, A. Saldanha, A.L. Sangiovanni-Vincentelli, and P. Scaglia. Fast discrete function evaluation using decision diagrams. In *Int'l Conf. on CAD*, pages 402–407, 1995.

[19] B.M.E. Moret. Decision trees and diagrams. In *Computing Surveys*, volume 14, pages 593–623, 1982.

[20] A. Narayan, A. Isles, J. Jain, R.K. Brayton, and A.L. Sangiovanni-Vincentelli. Reachability analysis using partitioned-robdds. In *Int'l Conf. on CAD*, pages 388–393, 1997.

[21] R. Rudell. Dynamic variable ordering for ordered binary decision diagrams. In *Int'l Conf. on CAD*, pages 42–47, 1993.

	dyn0	dyn1	dyn2	dyn3	dyn5	dyn7	dyn10	dyn15	dyn20	dyn∞	gradual	atonce
C1355/C3540	1096549	648853	426667	159448	165237	167000	167000	167000	165210	165210	389108	809259
	0:01:03	0:01:18	0:01:55	0:03:36	0:02:43	0:02:34	0:02:34	0:02:33	0:02:38	0:02:36	0:18:33	0:00:48
	161861	133778	133883	133611	149180	129979	129979	129979	149153	149153	166920	160026
	0:04:37	0:04:09	0:03:59	0:05:30	0:04:38	0:04:25	0:04:22	0:04:22	0:04:34	0:04:32	0:21:36	0:06:06
C499/C1355	189143	186760	179401	138381	129509	123122	136300	146800	154968	162561	244800	385217
	0:01:10	0:01:42	0:02:45	0:05:11	0:04:38	0:04:31	0:04:26	0:04:21	0:04:26	0:04:14	0:17:18	0:00:40
	128147	129968	126237	130220	117247	116831	119155	130616	146487	144631	141643	201764
	0:03:21	0:03:46	0:04:51	0:07:03	0:06:19	0:06:10	0:06:12	0:06:15	0:06:35	0:06:28	0:20:04	0:04:55
i8/k2	3510	2984	3339	3077	3174	3441	3854	3213	3531	3596	5592	4694
	0:00:03	0:00:05	0:00:04	0:00:04	0:00:04	0:00:04	0:00:03	0:00:03	0:00:05	0:00:05	0:01:24	0:00:00
	2791	2728	2793	2676	2677	2760	2755	2673	2746	3170	3512	2773
	0:00:06	0:00:08	0:00:07	0:00:07	0:00:07	0:00:07	0:00:06	0:00:06	0:00:08	0:00:08	0:01:27	0:00:03
too_large/vda	1880	5392	1547	1219	1231	1321	1262	1435	1223	1252	3156	1527
	0:00:00	0:00:01	0:00:01	0:00:02	0:00:02	0:00:02	0:00:02	0:00:02	0:00:02	0:00:02	0:00:07	0:00:00
	1143	1119	1065	1082	1082	1083	1083	1061	1083	1077	1183	1098
	0:00:01	0:00:02	0:00:02	0:00:03	0:00:03	0:00:03	0:00:03	0:00:03	0:00:03	0:00:03	0:00:08	0:00:01
vda/alu4	1353	1342	1142	1205	1204	1276	1223	1190	1190	1190	1428	1580
	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:01	0:00:00
	1226	1078	1085	1076	1076	1089	1087	1076	1076	1076	1152	1320
	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:00	0:00:01	0:00:00

Table 4. Experimental results for different solution strategies for MVO (pairs of circuits), smallest BDD first.

[22] C. Scholl, R. Drechsler, and B. Becker. Functional simulation using binary decision diagrams. In *Int'l Conf. on CAD*, pages 8–12, 1997.

[23] F. Somenzi. *CUDD: CU Decision Diagram Package Release 2.3.0*. University of Colorado at Boulder, 1998.

[24] S. Tani, K. Hamaguchi, and S. Yajima. *The Complexity of the Optimal Variable Ordering Problem of Shared Binary Decision Diagrams*, volume 762 of *LNCS*. Proc. ISAAC' 93, 1993.